rf agile transceiver data sheet ad9361 rev. spc document feedback information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed b y analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062 - 9106, u.s.a. tel: 781.329.4700 ? 2012C 2013 analog devices, in c. all rights reserved. technical support www.analog.com feature s rf 2 2 transceiver with integrated 12 - bit dacs and adcs band : 70 mhz to 6.0 ghz supports tdd and fdd operation tunable channel bw: <200 khz to 56 mhz dual receivers: 6 differential or 12 single - ended inputs superior receiver sensitivity with a no i se figure < 2.5 db rx gain control real - time monitor and control signals for manual gain independent automatic gain control dual transmitters: 4 differential outputs highly li near broadband transmitter tx evm: ?40 db tx noise: ? 157 dbm/hz noise floor tx monitor: 66 db dynamic range with 1 db accuracy integrated fractional - n synthesizer s 2.5 hz maximum local oscillator (lo) step size multichip synchronization cmos/lvds digital interface applications point to point communication systems femtocell/picocell/microcell base stations general - purpose radio systems general description the ad9361 is a high performance, h ighly integrated rf agile transceiver? designed for use in 3 g and 4 g base station applica - tions. its programmability and wideband capability make it ideal for a broad range of transceiver applications. the device combines an rf front end with a flexible mi xed - signal baseband section and integrated frequency synthesizers, simplifying design - in by providing a configurable digital interface to a processor. the ad9361 operates in the 70 mhz to 6.0 ghz range, covering most licensed and unlicensed bands. channel bandwidths from less than 200 khz to 56 mhz are supported. the two independent direct conversion receivers have state - of - the - art noise figure and linearity. each receive (rx) subsy stem includes independent automatic gain control (agc), dc offset correction, quadrature correction, and digital filtering, thereby eliminating the need for these functions in the digital baseband. the ad9361 also has flexible manual gain modes that can be externa lly controlled. two high dynamic range adcs per channel digitize the received i and q signals and pass them through con - functional block dia gram figure 1 . figurable decimation filters and 128 - tap fir filters to produce a 12- bit output signal at the appropriate sample rate. the transmitters use a direct conversion architecture t hat achieves high modulation accuracy with ultralow noise . this transmitter design produces a best in class tx evm of < ? 40 db, allowing s ignificant system margin for the external pa selection. the on - board transmit (tx) power monitor can be used as a power detector, enabling highly accurate tx power measurements. the fully integrated phase - locked loops (plls) provide low power fractional - n frequency synthesis for all receive and transmit channels. channel isolation , demanded by frequency division duplex (fdd) systems , is integrated into the design. all vco and loop filter components are integrated. the core of the ad9361 can be powered directly from a 1.3 v regulator. the ic is controlled via a standard 4 - wire serial port and four real - time i/ o control pins. comprehensive power - down mode s a re included to minimize power consumption during normal use. the ad9361 is packaged in a 10 mm 10 mm, 144- ball chip scale package ball grid array (csp_bga). to access the complete data sheet, download the design support package from the ad9361 product page. ad9361 rx1b_p, rx1b_n p1_[d11:d0]/ rx_[d5:d0] p0_[d11:d0]/ tx_[d5:d0] radio switching notes 1. spi, ctrl, p0_[d11:d0]/tx_[d5:d0], p1_[d11:d0]/rx_[d5:d0], and radio switching contain multiple pins. rx1a_p, rx1a_n rx1c_p, rx1c_n rx2b_p, rx2b_n rx2a_p, rx2a_n rx2c_p, rx2c_n tx_mon1 data interface rx lo tx lo tx1a_p, tx1a_n tx1b_p, tx1b_n tx_mon2 tx2a_p, tx2a_n tx2b_p, tx2b_n ctrl auxdacx xtalp xtaln auxadc ctrl spi dac dac gpo plls dac adc clk_out dac adc adc 10453-001
ad9361 data sheet rev. spc | page 2 of 2 notes ? 2012 C 2013 analog devices, inc. all rights reserved. trademarks and registered trademarks are the property of their respective owners. d10453f - 0- 9/13(spc)
|
